Effects of independent double-gated configuration on polycrystalline-Si nonvolatile memory devices
A polycrystalline-Si thin-film transistor configured with independent double-gated structure and ultrathin channel film is proposed for use as a Si-oxide-nitride-oxide-Si memory device. Taking advantage of additional control gate bias offered by the independent double-gated scheme in addition to the driving gate, this work demonstrated that the reading window and programming efficiency can be improved by applying a proper control gate bias. It is also found that the relationship between programming/erasing speed and control gate bias is strongly related to channel film thickness. Our results indicate that the independent double-gated device possesses promising potential for future nonvolatile memory applications. © 2009 American Institute of Physics. ͓doi:10.1063/1.3238362͔
Aggressive scaling of conventional floating-gate ͑FG͒ type memory device has encountered quite a few issues that must be seriously dealt with, including narrow FG-FG space to contain control gate, FG-FG interference coupling, read or program noise, and severe short channel effects.
1 To address those issues, charge-trapping type nonvolatile memory ͑NVM͒ devices, with nitride read-only memory 2 and Sioxide-nitride-oxide-Si ͑SONOS͒ ͑Ref. 3͒ being the mainstream, have recently emerged as new promising candidates for continuing the miniaturization trend, along with other innovative NVM concepts, including ferroelectric and magnetoresistive memories, 4 phase-change memory, 5 and unified random access memory 6 that has claimed to have both volatile and nonvolatile functionalities. Among those devices, SONOS, with a plethora of variations such as bandgap engineered SONOS, 7 Ta-AlO-nitride-oxide-Si, 8 etc., has shown its high performance and promising potential for future flash memory applications.
With more efforts on improving gate controllability over channel, polycrystalline-Si thin-film transistor ͑poly-Si TFT͒ is now conceived as an ideal structure for meeting NVM requirements. 9, 10 The use of an ultrathin body has been shown to dramatically improve the subthreshold swing of the TFT, 9 thus enabling high programming/erasing efficiency as well as low voltage operation. 11 Recently we had proposed several simple nanowire ͑NW͒ TFT preparation methods without the need of expensive lithographic tools. 12, 13 In this paper, we extended the results of a previous work 14 and investigated the impacts of independent double-gated ͑IDG͒ configuration and the channel film thickness on the performance of TFT SONOS devices.
Detailed device fabrication process can be found in Ref. 14. In this work, the first gate dielectric, which had been an oxide previously, was replaced by an oxide/nitride/oxide ͑ONO͒ stack consisting of 5 nm tunneling oxide, 7 nm nitride, and 7 nm blocking oxide. It should be noted that the originally designed blocking oxide thickness was 10 nm; however, due to technical problems of the furnace system in the fabrication laboratory, the resulting thickness was only 7 nm. Gate dielectric of the second gate is a 15 nm oxide. Schematic device structure and cross-sectional transmission electron microscopic ͑TEM͒ image of the fabricated device are shown in Figs. 1͑a͒ and 1͑b͒, respectively. In Fig. 1͑b͒ , the channel thickness ͑or the width of the poly-Si between the two gate dielectrics͒ is 11 nm. The device is programmed and erased by Fowler-Nordheim tunneling. Depending on the choice of driving gate, different operational modes are feasible. Demonstrating the merit of the IDG scheme, solid lines in Fig. 2͑a͒ show the transfer curves driven by the first gate with various applied second gate bias ͑V SG-2 ͒ ranging from Ϫ2 to 2 V. In other words, the second gate serves as the control gate ͑CG͒ to adjust the threshold voltage ͑V th ͒ of the transfer curves driven by the first gate. V th is defined as the gate voltage at which the drain current is equal to 10 nA ϫ W / L at V D = 0.5 V. This mode is denoted as the SG-1 mode. It is evident that V th is efficiently adjusted by different V SG-2 , an effect owing to the high sensitivity of the potential of ultrathin channel layer to both gates.
14 Even after the device is programmed by V SG-1 = 15 V and V SG-2 = 0 V for 1 ms while the source and drain are grounded, the V SG-2 induced V th modulation is still apparent, shown as dashed lines in Fig. 2͑a͒ . Similar characterization for the SG-2 mode with the first and second gates acting as the control and driving gate, respectively, is given in Fig. 2͑b͒ . Their respective V th window ͑⌬V th ͒, defined as the difference of V th between programmed and fresh states for the two operation modes, is displayed in Fig. 2͑c͒ .
The results show that under SG-1 mode, ⌬V th is not highly related to the V SG-2 . As for the SG-2 mode, Fig. 2͑c͒ demonstrates that ⌬V th depends on the V SG-1 to a larger extent. As explained in Ref. 14, since the second gate provides better electrostatic control over channel than the first gate, an effect inherent in this structure, the second gate is able to adjust V th in a much faster rate. Moreover, the V th of programmed states in Fig. 2͑b͒ shows little dependence on the CG bias, which leads to the ⌬V th enlargement with increased CG bias. This ⌬V th discrepancy between two modes is caused by the location of storage charge relative to the driving gate. If the CG is the one with ONO stack, e.g., the first gate, then the trapped electrons in the nitride layer provide screening from the electric field penetration of the CG. Thus, the CG bias has weak influence on the channel potential and V th is independent of the CG bias in the programmed state. From another perspective, for a sufficiently positive CG bias, inversion would first occur at the channel surface near the CG and the read gate only slightly perturbs the already conducting channel. The effective gate capacitance is now composed of serial oxide and channel capacitance and is lower than oxide capacitance alone. Hence, the read gate has less control on the channel and ⌬V th is increased.
Programming speed is depicted in Fig. 3͑a͒ where V th shift is plotted against programming time as a function of V SG-2 . Programming is accomplished by applying a fixed V SG-1 = 15 V with varying V SG-2 . Clearly, programming speed is enhanced with larger V SG-2 . This is expected, as with thinner channel, there exists a stronger gate-to-gate coupling so the quantity of electrons induced by the second gate helps increase the number of stored charge in the nitride layer in a given programming time. In the negative V SG-2 regime, electrons adjacent to the first gate side are depleted and reduced V th shift is achieved. Nevertheless, this phenomenon diminishes for the devices with 50-nm-thick channels, as shown in Fig. 3͑b͒ . It is so, since with larger channel thickness, the inversion electrons induced by the V SG-2 are mainly confined in the channel surface near the second gate and cannot tunnel into the nitride layer owing to negligible gate coupling in this situation.
14 As for the erasing properties of the device with 11-nm-thick channels given in Fig. 4 , influence of V SG-2 on erasing speed can also be observed though with a different mechanism. The reason is that the more negative CG bias may induce more accumulated holes available for tunneling into nitride. However, due to the too thin blocking oxide thickness ͑7 nm͒ used in this study, which may give rise to severe electron back-tunneling 8 from the first gate during the erasing process, the erasing speed is relatively slow. This issue can be relieved with the replacement of N + gate by P + gate and optimized blocking oxide thickness. 15 This work was supported in part by the National Science Council of the Republic of China under Contract No. NSC 96-2221-E-009-212-MY3.
